I'm having a difficult time finding the correct approach for part e) of 13.4. I made a Thevenin equivalent circuit for both the v1 and v2 ports from the model in part c), but I quickly get mired in a bunch of algebra. Did anyone else use this same approach?
No comments:
Post a Comment